mirror of
https://github.com/mudita/MuditaOS.git
synced 2026-01-20 20:10:33 -05:00
* Fix of the issue that source clock for PWM module was improperly assumed to be derived from AHB_CLK, while in reality it is derived from IPG_CLK, what resulted in module generating signal with 4 times lower frequency than the configured one. * Cleanups.