Files
MuditaOS/module-bsp/bsp/common.hpp
Lefucjusz 8b3ae7b48c [BH-1857] Fix improper PWM module clock frequency computation
* Fix of the issue that source clock for PWM
module was improperly assumed to be derived
from AHB_CLK, while in reality it is
derived from IPG_CLK, what resulted in
module generating signal with 4 times
lower frequency than the configured
one.
* Cleanups.
2024-01-16 13:58:26 +01:00

39 lines
785 B
C++

// Copyright (c) 2017-2021, Mudita Sp. z.o.o. All rights reserved.
// For licensing, see https://github.com/mudita/MuditaOS/LICENSE.md
#pragma once
#include <cstdint>
namespace bsp
{
enum class RetCode
{
Success,
Failure
};
/// CPU frequency is dependent on the clock settings.
/// Only a few thresholds are available in the current configuration
enum class CpuFrequencyMHz
{
Level_0 = 4,
Level_1 = 12,
Level_2 = 24,
Level_3 = 66,
Level_4 = 132,
Level_5 = 264,
Level_6 = 528
};
enum class Board
{
RT1051,
Linux,
None
};
[[nodiscard]] std::uint8_t CpuMHZToLevel(CpuFrequencyMHz val);
[[nodiscard]] const char *c_str(Board board);
}